			Express Mail Label No. EV 324 111 313 US							
FORM PTO-1449					Docket Number 81790.03		Application Number (0/768, Not assigned			
INFORMATION DISCLOSURE CITATION IN AN APPLICATION					Applicant YAEGASHI et al.					
(Use several sheets if necessary)					Filing Date January 29	. 2004	Group Art Unit Z815 Not assigned			
U.S. PATENT DOCUMENTS										
EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS FILING DATE IF APPROPRIATE			
0	11/	5,989,957	11-1999	Ngo et al.		438	257	\	•	
		5,841,174	11-1998	Arai		257	392			
		5,852,311	12-1998	Kwon et al.		257	315			
		5,913,120	06-1999	Cap	pelleti	438	257			
		5,600,164	02-1997	Ajika	et al.	257	321	. \		
10	Ke/	5,824,583	10-1998	Asar	o et al.	438	258		\	
	`									
FOREIGN PATENT DOCUMENTS										
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLASS	Trans YES	ation	
ON		62-045165	02-1987		Japan					
٠.	1	08-23041	01/23/96		Japan			 	-	
	1	05-190811	07/30/93		Japan	,				
		05-183134	07-1993		Japan	438	396	_		
	1.	02-246376	10-1990		Japan	. 257	320		-	
		62-23149	7/24/85		Japan	HOIL	27/10	-		
		62-76668	9/30/85		Japan	HOLL	27/10			
1	W	7-297304	3/24/95		Japan	4012	21/8247	_		
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)										
10	HANNON, et al., "0.25 µm Merged Bulk DRAM and SOI Logic Using Patterned SOI", 2000 Symposium on VLSI Technolog Digest of Technical Papers pages, 66 - 67						nology			
		SCHEUERLEIN, et al., "A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell", ISSCC 2000/Session 7/TD: Emerging Memory & Device Technologies/ Paper TA 7.2, pages128 - 129								
		YAMADA, et al., "An Embedded DRAM Technology on SOI/Bulk Hybrid Substrate Formed with SEG Process for High-End SOC Application", 2002 Symposium On VLSI Technology Digest of Technical Papers, pages 112 – 113								
		HANNON, et al., "0.25 µm Merged Bulk DRAM and SOI Logic Using Patterned SOI", 2000 Symposium on VLSI Technology Digest of Technical Papers pages, 66 – 67								
Wolf, et al. "Silicon Processing for the VLSI Era," 1986, Lattice Press, Vol. 1, pages 384-388										
I NO MONTH cited.										
EXAMINER DATE CONSIDERED 4/29/05										
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.										